SoC Solutions
Physical Unclonable Functions
Cryptographic Solutions
Network on Chip
Design Services
Designed with Relative Timing
GMT uses a novel design technology and methodology called Relative Timing to produce its market solutions. Click on one the the links below to learn more about GMT’s power-performance-area enhancing approach to ASIC and SoC design.
RT Overview
RT Primer
Interested in Learning More?